Bachelor/Master degree from 211/985 University, and major in EE or related.
Good commend in English and Chinese, Japanese will be a plus.
At least 4 years+ related experiences
Experience of LSI design and good at tcl or perl.
Chip level scan/mbist/JTAG/ijtag insertion.
ATPG and pattern simulation.